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Controlling the insulator-to-2D-metal transition is a promising key to overcome the scaling
problem that silicon-based electronic devices will face in the near future. In this context, we exam-
ine the channel formation of SrTiO3-based solid-gated field-effect devices in which a 2D metal
phase coexists with a semiconductor phase. A non-monotonic voltage-gain transfer characteristic
with negative and positive slope regions is observed. We introduce a numerical model that helps to
rationalize the experimental findings in terms of the established physics of field-effect transistors
and percolation. Our numerical study not only reproduces the experimental results but also pro-
vides non-trivial predictions, which we verify experimentally. Published by AIP Publishing.
[http://dx.doi.org/10.1063/1.4973739]
Electrostatic control of carrier density is a key technique
used in semiconductor devices. Nevertheless, the actual num-
ber of carriers in cutting-edge devices is approaching the
detection limit as devices approach the nanoscale. Alternative
ideas are needed to enable further miniaturization;1 in particu-
lar, the use of a quasi-2D electron gas (2DEG) for the channel
is a promising solution because the metal has a larger number
of carriers even in nanoscale devices.
SrTiO3 (STO) is a band insulator (band gap 3.2 eV)2,3
with a threshold of metallicity (8.5 1015cm3)4 that is
orders of magnitude lower than those of Si (3.5 1018cm3)
and Ge (3.5 1017cm3). This low threshold of metallicity is
believed to stem from the unique quantum paraelectricity and/
or large and nonlinear dielectric response of STO.5,6 This
property is observed not only in the bulk but also on the sur-
face, where a 2DEG7–9 is present and the insulator-to-2D
metal transition (IMT) occurs.10–15 The charge confinement
induces intriguing electronic properties, such as Rashba spi-
n–orbit coupling due to inversion symmetry breaking.10,16,17
The use of a 2DEG with a large carrier density is the key to
solving the scaling problem. Therefore, STO is an archetypal
material in the oxide electronics field.18,19 However, the sig-
nificant problem associated with STO is that the surface is
very prone to oxygen-defect formation.
A recent advance in bilayer gate technology using
Parylene-C has overcome this issue and enabled the devel-
opment of a practical field-effect transistor (FET) with an
STO channel.20 The STO FET exhibits steep-slope
(170mV/decade) threshold behavior and a large carrier
mobility (11 cm2/Vs) at room temperature.14 This break-
through enables the demonstration of a gate-induced IMT
within the channel of an STO-based FET, which is a main
result of this letter.
It is important to note that the bilayer-gate STO FETs
studied thus far exhibit peculiar electrical characteristics that
are thought to stem from the phase separation, i.e., a coexis-
tence of phases with different electronic properties.14 Such
nontrivial electrical characteristics, which are qualitatively
different from those of standard field-effect devices, should
be further examined in a detailed study of the channel
formation.
To address this problem, we performed a combined theo-
retical/experimental study. We identified the key features of
an STO FET and developed a model to rationalize these fea-
tures by assuming a set of minimal physical mechanisms. We
were thus able to clarify the dynamics of the channel forma-
tion of an STO FET based on IMT.14 We demonstrate that the
dynamics provide STO FETs with a unique feature: controlla-
ble negative/positive voltage-gain transfer characteristics.
We fabricated the STO-based planar FETs (channel
length L¼ 20lm, width W¼ 4lm) with extra potential-
sensing electrodes, as shown in Fig. 1(a). First, a 3-nm-thick
Parylene-C layer was deposited on highly insulating STO
(001) substrates (Shinkosha Co., Ltd.) at room temperature
using the Gorham method.21 This Parylene-C layer both pro-
tected the STO surface during fabrication and served as part
of the double-layer gate insulator. To deposit the source/drain
electrodes directly on the STO, the Parylene-C film was selec-
tively etched by ozone plasma under ultraviolet radiation. We
then deposited 10-nm-thick Ti electrodes using e-beam evapo-
ration (0.1 A˚/s). Next, a second 3-nm-thick Parylene-C layer
was deposited to cover the etched area uncovered by the Ti
metal deposition. To complete the gate dielectric double layer,
a 20-nm-thick HfO2 layer was deposited on top of the
Parylene-C layer using atomic layer deposition. Before the
gate metal layer deposition, we deposited a 350-nm-thick
SiO2 layer in the area where the gate electrode pad was to be
placed (not in the channel area). This additional insulating
layer prevents body currents and resulted in a marked
decrease of the gate leak current compared with devices
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without the layer. The top gate electrode was deposited using
radio-frequency sputtering of a 550-nm-thick Au layer with a
10-nm-thick Ti adhesion layer.
All the electrical measurements were performed using
an Agilent Technology E5287A high-resolution source/mon-
itor unit installed in an E5270B precision measurement
mainframe. The room-temperature measurements were per-
formed using a Karl S€uss probe station. The low-temperature
and magnetic field measurements were performed in a 9 T
Quantum Design physical properties measurement system
with a multi-function probe, where the sample was placed on
a Kyocera PB-44713 ceramic quad flat package with ultra-
sonic bonded Al wires. The package was mounted on a
custom-built IC socket fabricated by SDK Co., Ltd.
Figure 1(b) presents the transconductance transfer curve
(drain current (ID) vs. gate voltage (VG)) at a constant drain
voltage (VD)¼ 0.1V. The source and substrate were always
grounded, and the gate leakage current was always below
1010 A. The on/off ratio was greater than 7 orders of magni-
tude, with the off state equal to the noise level of the electri-
cal instrumentation. The sub-threshold slope was 200mV/
dec. The linear-regime field-effect mobility was 20 cm2/Vs
(VG¼ 4V). These results qualitatively indicate that the STO
surface remained unperturbed after the fabrication processes.
The high quality of the STO surface resulted in sufficient
reproducibility of the ID–VG characteristics. The standard
deviation of the onset voltage, where ID is clearly distin-
guished from noise, was 250mV for more than 20 different
devices on three substrates.
The multi-terminal configuration not only provides
insight into transport mechanisms but also furnishes extra
terminals of possible outputs. Here, we define an extra trans-
fer characteristic in addition to the transconductance charac-
teristic: the voltage at the midpoint of the channel V1 as a
function of VG. Although the standard ID vs. VG curve is use-
ful as a quality indicator, the V1 vs. VG curve is also worth
investigating, as described in this letter.
We focus on the VG> 2V region because capacitive
coupling dominates the V1 vs. VG curve at smaller VG (see
supplementary material). A distinctive feature appears in the
V1 vs. VG curve (Fig. 1(b)) when VG is between 2.2 and
3.4V, where V1 decreases with increasing VG. For higher VG,
V1 monotonically increases without reaching saturation at
VG¼ 5V. V1 is expected to eventually approach a geometri-
cal value of VD/2. The non-monotonic characteristic of V1 is
associated with the formation of current filaments.22 This
negative slope region of the V1 vs. VG curve is particularly
interesting in certain applications, such as circuits using posi-
tive feedback (e.g., a Schmitt trigger or Colpitts oscillator)
or requiring highly non-linear transfer curves (e.g., in neuro-
morphic engineering).
There is ample evidence regarding inhomogeneity in the
2DEG induced at the surface of STO, which has been studied
under different conditions, e.g., electric double layer and
LaXO3/STO (X¼Al,Ti) heterostructures.23–28 Therefore,
we applied the standard 1D model of FETs29 to our device.
This model assumes the gradual channel approximation. In
this framework, the electric field generated by the gate only
has a transverse component (perpendicular to the channel),
which is only responsible for modulating the free carrier den-
sity in the channel. The longitudinal electric field generated
by the channel bias, VD, is instead only responsible for the
carrier drift.30 However, the filament formation or percola-
tion in the inhomogeneous channel should be modeled in (at
least) two dimensions. An effective approach to address the
2D parallel conducting paths in a 1D percolation model is to
divide the channel into cells with areas W dx, where x is
the coordinate in the direction of the channel, and to evaluate
the percolation in each cell individually. A schematic illus-
tration of the model introduced in this work is presented in
Fig. 1(c). The voltage drop at the element dx is
dVx ¼ ID
W
G1x dx; (1)
where Vx is the voltage profile in the channel and Gx ¼ elnx
is the local sheet conductance (e is the elementary charge, l is
the carrier mobility, and nx is the gate-induced local sheet car-
rier density).29 In standard field-effect devices, the definition
of Gx is clear; l is expected to be constant;
31 and the carrier
density is defined by nx ¼ Ce VG  Vx  Vthð Þ, where C is the
total capacitance per unit area and Vth includes interfacial
potentials and the potential due to the non-mobile (trapped)
charges. Because our FET is n-type and it is difficult to induce
holes via the field effect, we can safely state that nx ¼ Ce
VG  Vx  Vthð Þ is zero whenever ðVG  Vx  VthÞ < 0.
We previously reported the inhomogeneous nature of the
induced channel in STO FET devices.14,20 We proposed that
an inhomogeneous energy landscape results in the coexistence
of metallic and insulator patches. The ratio between these two
patches is modulated by nx set by the local potential
ðVG  VxÞ. As nx increases, the metallic patches grow and
eventually percolate at the percolation threshold VC. Because
VC and Vth have different values, our devices exhibit two
FIG. 1. (a) SEM image of the STO FET. In addition to the drain (D) and
source (S) electrodes, extra voltage-probe electrodes are observed. The SiO2
layer below the gate (G) pad is not part of the gate double layer but was
added to avoid body currents. (b) Typical transconductance transfer charac-
teristic (ID vs. VG) and voltage gain transfer curve (V1 vs. VG). For VG< 2V,
capacitive coupling dominates the signal in the V1 electrode. (c) Rationale
behind the procedure for mapping the 2D channel geometry into a 1D
model. The 2D channel is divided into cells that, depending on local percola-
tion, can exhibit high (H), medium (M), or low (L) conductance. (d)
Arrhenius plot of the sheet resistance (R vs. 1/T) for different VG at
VD¼ 0.1V. The quantum resistance of a 2DEG ðh=e2  25:8 kXÞ is indi-
cated by the dashed line.
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thresholds, which indicates the value of VG necessary to acti-
vate each phase (semiconductor-like or metallic-like). The
cells become metallic when ðVG  VxÞ ¼ VC. To address this
issue, we introduce a non-monotonic scaling factor gx
Gx ¼ gx lC  ðVG  Vx  VthÞ: (2)
The physical description of gx is based on the percolation
model; however, we avoid using the standard percolation
formula because this is not standard percolation. The differ-
ence here is that the conductivity of the semiconductor
matrix is non-zero. We thus use a generalized formula based
on the error function:
gx ¼ g0 þ g1erf
VG  Vx  VC
s
 
; (3)
where s is (non-trivially) related to the percolation critical
exponent. g0 and g1 are nonessential scaling parameters; the
only constraint is gx > 0.
The criteria to set the model parameters are as follows.
The region of the V1 vs. VG curve with the “well” shape is
adjusted by three parameters: VC, s, and g1. We estimated VC
from the temperature measurements presented in Fig. 1(d),
which show that the system becomes metallic at VG between
3.3 and 4.5V. This transition has already been studied at low
temperatures with a Parylene-C gate insulator.17 However,
using the bilayer gate insulator, we observe the IMT with VG
values compatible with modern Si-based technology.
Moreover, a good estimation of VG when the entire channel
became metallic is provided. In our model, this behavior
occurs at VG¼VCþVD and not VG¼VC because the entire
channel should be VG – Vx>VC. Because the midpoint
between 3.3 and 4.5V is 3.9 V (from Fig. 1(d)), we take
VC¼ 3.8V (VD¼ 0.1V).
We set s¼ 0.75, which fixes the width of this region at
values close to the experimentally observed values. We
observed that the value should be between 0.1 (which results
in a very abrupt transient) and 1 (where the negative slope
region practically vanishes). g1 controls the depth of this
“well.” We set this value to achieve a ten-fold enhancement
in Eq. (3), i.e.,
gx VG!þ1ð Þ
gx VG!1ð Þ ¼ 10, which ensures a qualita-
tively good match between the simulated and experimental
data. C, W, l, and g0 are linear dependent and can be
absorbed by a factor set to have an approximate match
between experimental and numerical ID values. Finally,
Vth¼ 1.9V was determined from statistics for many devices.
We compute the channel voltage profile and drain cur-
rent (Fig. 2(a)) by integrating Eq. (1) with boundary condi-
tions Vx(0)¼ 0 and Vx(L)¼VD, with L representing the
distance between the drain and source. The numerical results
reported here were computed with actual experimental
parameters (see supplementary material). The model repro-
duces the distinctive feature of the devices, that is, the non-
monotonic voltage transfer curves.
The starting point from which to analyze the device
behavior is the evolution of the carrier density profile with gate
bias, shown in Fig. 2(b). The contour line corresponds to the
carrier density that triggers the IMT, nðVG  Vx ¼ VC
¼ 3:8VÞ. Only the channel near the source electrode becomes
metallic for VG¼VC because of the channel bias. Metallic
patches then grow through the channel, which becomes fully
metallic when VG>VCþVD.
Figure 2(c) presents the derivative of the V1 vs. VG curve
for every position in the channel. The channel behavior,
especially in the region where dVxdVG becomes negative, is visi-
ble. We superimposed the transition line from Fig. 2(b). The
effect of the IMT begins before the transition line because of
the broad slope of gx (s¼ 0.75 for Eq. (3)); the actual contri-
bution of Eq. (3) starts at0.75V, less than VG of the transi-
tion line. The dVxdVG value consequently increases for other
regions of VG, and when approaching VG¼ 5V, this value
becomes approximately constant for all x because the entire
channel is metallic.
We used VD as a control parameter to corroborate our
model. We performed the same simulation as that performed
above but for different VD values and crosschecked the
results with experimental data. As VD increases, the
negative-gain region shifts toward higher VG. Moreover, the
transition region widens because VD becomes comparable to
VG (see supplementary material).
In Fig. 3(a), we show the evolution of the minimum in
V1 as a function of VD for both the experimental and simula-
tion data. The good agreement suggests that our model is
valid for all VD in the linear operation regime of the STO
FET.
Finally, we confirm the validity of our assumption: a
strong discontinuity introduced by gx. For this purpose, we
measured the Hall coefficient of the carriers of our STO FET
and deduced the sheet carrier density n as a function of VG.
The ratio between n and the geometrical sheet carrier den-
sity, ngeo ¼ ce VG  Vx  Vthð Þ, is gx ¼ n=ngeo (for additional
details, see supplementary material); we were able to obtain
FIG. 2. (a) Simulated transconductance transfer characteristic and voltage gain transfer curve. (b) Computed contour plot of the local sheet carrier density. X
corresponds to the position in the channel; the source is located at X¼ 0. The color scale represents the logarithm of the local sheet carrier density. The dashed
line corresponds to the local sheet carrier density required to trigger the IMT. (c) Computed contour plot of the derivative of the local potential with respect to
the gate voltage, dVx/dVG. The z-scale (arbitrary units) presents negative-slope regions in blue and positive-slope regions in red. The dashed line was trans-
ferred from (b).
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the absolute value of gx experimentally. To compare this
experimental gx with the simulated value, we matched the
value of g0 with the experimental data. In Fig. 3(b), we pre-
sent both the experimental and simulated gx values. gx ranges
between 1 and 10, indicating an enhancement of n. This
enhancement was reported in our previous work.14 Although
an enhancement of n is compatible with the simulations,
the discontinuity in n alone is sufficient to reproduce the
transfer characteristics; i.e., the transfer characteristics can
be well simulated for gx ranging between 0.1 and 1. Detailed
studies are in progress to explain the n enhancement in the
metallic phase.
Note that the parameters of Eq. (3) were set based on the
temperature dependence of the sheet resistance for several
VG values (to set VC) and the transfer characteristics (to set
g1 and s), whereas the experimental data in Fig. 3(b) were
obtained independently through Hall measurements, thus
reaffirming the agreement between the simulated and experi-
mental results.
In conclusion, after the addition of the second conduc-
tion mechanism to a 1D FET model, we were able to ratio-
nalize the nontrivial transfer characteristics, i.e., a non-
monotonic voltage-gain transfer characteristic with negative
and positive slope regions, of highly engineered STO FETs.
Other physical properties such as the enhancement of the
sheet carrier density and the effect of VD on the transfer char-
acteristics were also studied. An understanding of these
properties is essential to shed light on the channel transport
physics. In particular, we observed that the system has two
thresholds, VTH and VC, associated with two conduction
mechanisms. At low VG (between VTH and VC), the channel
behaves as a semiconductor, whereas at higher VG (above
VC), the conduction mechanism is dominated by the 2DEG
metal. Percolation (filamentary path formation) occurs in
between. This study is a step toward making use of the dis-
tinctive features of our STO FET in practical applications.
See supplementary material for details regarding the
capacitive coupling, numerical methods, Hall effect meas-
urements, and the use of VD as a control parameter.
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